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SUMMARY 
A method of function generation is discussed based on the use of hybrid digital 
analogue techniques. 
A brief description of a quantizer is given together with some experimental 
results. The purpose of this unit is to give the derivative with respect to time 
(in quantized form) of a variable. Units of this type used in conjunction with 
pulse modulators, which are also described, are shown to be capable of performing 
a wide variety of analytic functions. The application to correlation functions, using 
magnetic core storage for time delays, is also discussed. 
Another application is a fast analogue/digital converter with an incremental bit 
resolution time of one micro-second. 
The possibility of extending the application to generation of arbitrary functions of 
one or more variable is considered and one possible form of instrumentation, based 
on the use of magnetic core storage, is described. 
• 
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1. Introduction 
With conventional analogue techniques the multiplication of two or more variables, 
generation of functions of one or more variables and the simulation of dead time 
(transportation lag), present a difficult problem usually i'equiring special computing 
devices for each particular case. 
The aim of this paper is to extend the ideas, outlined in references 1 and 2, as a 
method of overcoming some of the difficulties associated with pure analogue or 
continuous variable simulation techniques. 
The basic idea is to effect the differentiation with respect to time of a variable, say 
x, in discrete digital form, i.e. 84 . If such a signal is used to modulate another 
T ox signal representing a variable y, then the output of the modulator is y .t.-. If this 
bx 	 . 
— output signal is integrated with respect to time the result is 	 y . 7 dt  fy dx. 
The facility for generating the function y. dx provides a basis for function generation 
similar to that which may be achieved by a mechanical differential analyzer, but at a 
significantly higher computing rate. 
2. Generation of Functions by integration Techniques 
As already stated the basic problem is to generate the function f y. dx which involves 
the multiplication of y by dx and then integration of the result. This combined operation 
is the basis of the conventional D.D.A. (Incremental) computer. 
F 
In the method presented in this paper the function ,' y. dx is derived in an approximate 
manner, from the function f y. t7 ox  t-. dt, with the restriction imposed that the variables 
x and y must be single-valued functions of the independent variable, time. 
The generation of 5x  - is based on sampling and quantizing the variable x, in that 
I it is measured only at discrete time intervals separated by 5 t = T (where T — = sampling 
rate) and in discrete amplitude steps 8x = 1: q, where q is a constant quantization level. 
It is necessary therefore, that the amplitude change in x should be less than one step 
or quantum q in the time T. 
i. e. 	 T 	 (dt ) 
	 (2. ii 
max 
In fact as discussed later, 
q 	 dx 
a 2— T 	 (dt )
max
. 
If this condition is satisfied, bx may be expressed in the form 
bx = q. u
x 
where u
x 
is a train of impulses occurring at discrete time intervals T, having unit 
(2.2) 
(2.3) 
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magnitude and constant width (less than T) and with positive or negative sign 
according to the time rate of change of x (see Fig. 1). 
Thus 5x 	 q 
— T ux  = ux ot  
 
where a is a constant = a T 
The variable x may be reconstituted for the signal ux by integration with 
respect to time i.e. 
a fu
x 
dt = lu
x
. a. dt = f 	 dt = f dx = x . 6t 
It should be noted that this integration process implies a zero initial condition for x. 
For a finite initial condition a constant must be added. 
The multiplication 
a  
—y . 	 is achieved in a modulator unit, which modulates 1 	 5x 
the signal y by the signal kux to give an output signal y . ux. Note k is a scaling 
constant to suit circuit conditions. This modulator unit is basically a sampling switch 
giving samples of y of width T modified by the sign of ux (see Fig. 1). 
The function I y. dx is derived by integrating the product y. ux with respect to 
1 
time in a conventional analogue integrator, having a time constant = a — so that 
f 	 : y. dx -4 a f y. u
x 
dt 	 (2.7) 
In special cases in which y is also in digital form the integrator may be in the 
form of a reversible digital counter. 
The three basic computing units proposed are therefore as follows:- 
(i) a quantizer Q which for an input variable x, gives an output = 
	
Ox
= k1 a ux = kux. 
(ii) a modulator M , giving an output signal y. ux, where y and ux.k are input signals. 
(iii) an integrator I, which in general will be a conventional analogue device with a 
time constant = 1 —
a
. 
These units are shown diagrammatically in Fig. 1. The pulse train of the quantizer 
is shown in more detail in Fig. 5, and comprises the two waveforms F and G. The 
negative and positive impulses are separated for convenience of circuit conditions. 
Typical detailed waveforms involved in the modulator are shown in Fig. 7. 
Four simple applications of such units are illustrated in Fig. 2. 
(a) Multiplication of two variables x and y, 
i.e. 	 xy = I (x c* + y 	 dt A a f(x u + y.ux)dt 	 (2. 8) 
(b) Differentiation of y with respect to x, i.e.d
x 
 , 
dx 	 dt ' dt • au
x 
dt 	 x a dt 
dx 
	
1 41 	 1 d 	 (2.9) 
(2. 4) 
(2.5) 
(2.6) 
3 
(c) Function of n variables including independent variable time, 
i.e. 	 f(xi x2 	 x 
 n 
	 t) , 
0 . r [a , 	 dx, of dx2 	 dx 
n a f 	 of f(x, , x a . . . x
n
, ...  i 	 ax; dt + ax; dt + • • a x
n 
 dt 
.-.t a fa f _ . 
	
8f 	 3f 	
u 
u 	 + — . u + ... — . 
	
1 81 
+ — —1 dt (2.10) [axe x 1 8x2  x2 axe xn a 8t 
(d) Differential equation with an independent variable which is a function of time. 
d2v 
,- + A -Y. 1- q 	 = f(x) 	 (2.11) 
cixF• 	 clx 	 ' -v 	 ' 
2 	 /- 
d y 
- 1: f(x) 4 Ad + By 1 _ (2.12) dx2 
y = f a- dt - PIL 	 dt -i- dt • 	 cix • dt • 	 • a f 	 . ux dt . dx 	 (2.13) 
Liz = f 	 (dy) dt = f 	 (ciz) dx . 	 a  Ea.  . u dt -.1- 	 . dt . 	 (2.14) dx dt cix 	 dx dx dt 	 cbcz x 
sa 
cbc . - [- f(x) + A (a f 4 . ux . dt) + B (a f 	 ux . dt)] 	 (2.15) dx •dx 
3. 	 The Basic Modulation System 
The operation of the quantizer is based on the application of delta modulation 
principles(3.4). This application to electronic computation was first proposed in 
1956, (Refs. 5 and 6). A broad survey of the problem based on these latter 
unpublished papers was given in Refs. 1 and 2. 
A brief description of the delta modulation system, which was first published 
in 1947 as a communication link, is now given. 
A block diagram of the basic equipment is shown in Fig. 3. 
At the transmitting end a pulse generator, which produces pulses of constant 
height and repetition frequency, is fed to a modulator. In the latter the polarity 
of the pulses is controlled by a difference voltage, obtained in a comparator, by 
comparing the modulating signal with an approximate staircase waveform. This 
approximating waveform is produced by integrating the output pulses from the 
modulator, so that a positive pulse raises the integrator output voltage by a discrete 
step, whilst a negative pulse reduces it by the same amount. 
If at any particular instant when a new step is formed, the modulating signal 
is greater than the staircase signal, the polarity of the error is such that a 
positive pulse is fed to the integrator so that the staircase waveform falls by one 
step. The output from the pulse modulator is also fed to the transmitter, which 
however, only transmits the unchanged or positive pulses, with the negative 
pulses represented by gaps in the pulse train. 
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Essentially the transmitter arrangement is a feedback control system with 
the transmitted signal as the error term. 
At the receiving end the staircase waveform is reconstructed from the 
received pulses by means of equipment similar to that used in the transmitter. 
A local pulse generator, which is synchronised with the one in the transmitter, is 
fed to a modulator which determines the polarity of the pulses according to the 
presence, or otherwise, of the received pulses. The output from the modulator 
is integrated to form a replica of the original staircase waveform, which is then 
passed through a low-pass filter to give a continuous waveform resembling the 
original modulating signal. 
As already stated a modified version of the technique is used in the design 
of the quantizer. 
4. The Basic Computing Units 
4.1. The Quantizer 
4.1.1. Mode of operation 
A block diagram of the unit is shown in Fig. 4(a) and it is seen that it is essentially 
a feedback control system, the purpose of which is to maintain a correspondence 
between Y and the input signal X. 
The circuit diagram of a prototype unit which was built at the College of 
Aeronautics, Cranfield, U.K. is shown in Fig. 4(b). 
All relevant waveforms in the unit are shown in Fig. 5. Referring to Figs. 4 
and 5, the analogue input signal X is added to the integrator output signal Y, which 
is of opposite sign to X, and the resultant signal is amplified by a directly coupled 
amplifier to give the waveform A. The latter signal is applied to a two state trigger 
circuit, which gives a well defined rectangular wave output B. This is fed to an 
"and" gate together with a pulse train L, which is derived from the basic clock 
pulse train, having a periodic time between pulses of T secs. as shown in Fig. 5. 
The "and" gate gives an output pulse when a pulse of I, occurs when B is negative, 
thus producing the waveform C. To avoid any possible variation in pulse width, 
signal C is applied to a mono-stable multivibrator with an output E, the pulse width 
of which is just less than T. This waveform and its inverse are strobed by a strobe 
pulse train K in two "and" gates producing waveforms F and G respectively, which 
are pulse trains having well defined pulse widths and each pulse leading edge 
occupying a definite position in time. The strobe pulse train K is also derived from 
the basic clock pulse train with the pulses occurring in the mid-position of the clock 
pulses, to achieve the desired result of definite location in time, of pulses F and G. 
The summation of pulse train G and the inverse of F constitute the quantized waveform 
k u
x 
mentioned in previous sections. However, for convenience in operating the 
quantizer integrator and the modulator units, the waveforms F and G are applied to 
a bi-stable multivibrator to give rectangular waveforms H and I which are more 
suitable for switching purposes. Waveform H is applied to the integrator/diode 
gate combination producing, at the input of the integrator,waveform J,to give the 
desired form of integrator output Y. The diode gates are used so that the forward 
path resistance to the integrator input is low, thus allowing the integrator time constant 
to be chosen low enough to suit dynamic operating requirements. In the reverse 
if 
then 
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direction of signal flow the diode gates present a high impedance and thus, in 
respect of leakage effects of the integrator, a high time constant is obtained 
which minimizes long term integration drift. Waveforms H and I are used as 
switching waveforms to operate modulator units. These waveforms are in a 
more suitable form for this purpose than waveforms F and G which constitute 
the quantized waveform k ux as already stated. 
It will be noted that the waveform Y is a series of ramp functions forming an 
approximation to input signal X with a time delay = T seconds. In this respect it 
differs from the delta modulation system. Space limitations do not permit a more 
detailed description of the circuit configuration and it is hoped that this topic will 
be the subject of a further paper. However, it will be apparent that the most 
critical parts of the system are the analogue components, i.e. the directly coupled 
amplifier and the output integrator. These two components provide a source of 
drift error and need special attention in this respect. 
4.1.2. Dynamic Performance 
Let q represent the amplitude quantization level, 
and T 
	 tt 
	
" periodic time of the clock pulses. 
The maximum rate of change with respect to time is therefore a volts/second. 
Assume now that the variable, say x, which is to be quantized is of the form 
x = E Sin wt where E is the maximum amplitude, 	 (4. 1) 
wE Cos wt 	 (4. 2) 
(dx 
dt 
max 
wE . 	 (4.3) 
For quantizer noise not to exceed 2q peak to peak, 
wE =la = 4a 
1i.  e. w
max 2T 
a 
E 
is a measure of discrimination accuracy. 
q = N E 
w
max 2T 
As an example, 
If 	 N = 10-4 
T = 10-6 seconds 
w 	 10-4 
max 	 = 50 rads/sec. 
	
(4.8) 
2 x 10-6 
dx 
dt 
(4.4) 
(4. 5) 
(4.6) 
(4. 7) 
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Computing frequency may be increased at the expense of discrimination accuracy. 
As an example, 
if now 	 N = 10-3 
	
(4.9) 
wmax = 500 rads/sec . 	 (4.10) 
Thus it may be seen that N determines the discrimination accuracy and specifies 
the maximum drift and noise levels allowable in the quantizer unit. 
The choice of T obviously affects the maximum computing frequency which 
may be applied to the unit. 
Consider now the integrator of the quantizer unit - If the effective forward 
time constant of the integrator is Ti , and the effective input voltage through the 
diode gate = V. then we have the condition. 
V 	 q 
T (4. 11) 
Some flexibility in the choice of V and Ti is therefore obtained. However,the 
feedback capacitor of the integrator should be as high as possible to minimise 
long term drift effects. Consider now the required bandwidth of the quantizer 
integrator. 
Assume that the input signal x to the quantizer is of the form, 
x = E sin wt , 	 (4.12) 
where w is the highest radian frequency which satisfies a discrimination accuracy 
of say 0.1%. 
This signal results in a symmetrical rectangular waveform 3, with a periodic 
2/r 
time 	 , applied to the input of the integrator. 
The real Fourier series expansion of the function J(t) is given by 
J(t) = 4E 
 
n= 
n=1 
sin(nwt) 
n 
(4.13) 
with n odd. 
The bandwidth of the integrator should just be high enough to pass the highest 
1 
significant harmonic of 7; 7 	 dt 	 (4. 14) 
Ai 
oF A4- 
where  Ti  is the time constant of the integrator. 	 4-` 0 
The kth harmonic may be expressed as 	 LIRRApy 
J 1 	 4E sin(lttat)  dt k T, 
Jk 	 4E  
max 7rTik2 Ed 
and 
4E 
 	
E_ cos(kwo] , 
WirT.1(
2 
1 
k2 	 4 x 103  
n-T. 1 
Now for q = E x 10-3, ro 	 = 500 rads/sec, 
max 
V = q = E x 10 
— 
Ti T 10-6 
-3 
E x 103  
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For this to be the highest significant harmonic, 
4E  E x 10-3 
2/rT.k 1 
(4. 18) 
For E = 100 volts 
Ti = V x 10
-5 
seconds 
Assume V = 10 
Ti = 10
-4 
seconds 
4 x 10 3   ) 	 5ir 40 x 10`  
X 10
-4 
x 500 
(4.22) 
(4.23) 
(4.24) 
i.e. 	 k ) 160 	 . 	 (4.25) 
Thus the minimum bandwidth of the integrator is 
160 x 500 = 8 x 104 rads/sec. 	 (4.26) 
A filter having this bandwidth should therefore be inserted between the diode 
output J and the input of the integrator. 
This filter has not yet been incorporated in the experimental unit and its 
effectiveness has not therefore been investigated. 
4.1.3. Experimental results - prototype unit  
Two prototype units have been built based on the circuit diagram shown in 
Fig. 4(b), to investigate the possible limitations and difficulties of the unit. 
The units have been operating satisfactorily with a clock rate of one megacycle 
per sec. (i.e. T = one microsecond). The discrimination level of the unit is less 
than 5 milli-volts in a total range of 50 volts. The input transistors of the 
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differential amplifier are high frequency micro alloy germanium type 2N501 
as are the output pair of transistors. Surface barrier germanium type SB 240 
transistors are used in the remaining stages. 
Tests were carried out with a commercially available electronic valve 
quantizer integrator with a relatively poor open loop frequency response of 
100 cycles per sec. At the clock rate of 10 6 cycles/sec this limitation in 
bandwidth was apparent as noise products and a transistor integrator with a 
significant improvement in bandwidth will be used when available. 
Temperature effects of the input transistors was investigated. For zero 
input voltage to the quantizer, the balance was adjusted to give zero output 
voltage of the quantizer integrator at a certain temperature. The temperature 
was then altered in stages and the results obtained are given in tabular form below. 
TABLE 1 - INPUT VOLTAGE ZERO 
Voltage figures in milli-volts 
Output Voltage 
(increasing 
temperature) 
0 2.2 4.5 6 7 8 9.2 10.5 10.8 12.5 14 15 
Output Voltage 
(decreasing 
temperature) 
- - 2 3 4 5 6.0 7.5 9 10 13.5 
Temperature (CC) 21.5 22 23 24 25 26 27 28 29 30 31 32 
These tentative figures give an average drift rate of about 1 milli-volt per 
degree centrigrade. As the unit will be temperature stabilized to ± 1
o 
 C. these 
figures seem to be satisfactory. 
Further investigations into the effect of the transistor integrator bandwidth 
will proceed when the unit at present under development becomes available. 
4.2. The Modulator (M) 
4. 2. 1. Mode of Operation 
A block diagram of the unit is sl.u.vn in Fig. 6(a) and the circuit diagram of 
a prototype unit in Fig. 6(b). 
Waveforms H and I from the quantizer are fed through passive differentiating 
circuits, and the negative going pulses Q and R fed to a bi-stable multivibrator 
which regenerates symmetrical rectangular waveforms N and 0, identical to H and 
I respectively, with positive and negative limits of 4.5 volts. This procedure is 
adopted to prevent possible loading effects on the quantizer output. Waveforms 
N and 0 are used to gate the analogue signal M through two diode gates A and B. 
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The sign of M is reversed before being applied to gate B. The output signal from 
gate A is signal S whilst that from gate B is signal U. The summation of these two 
signals constitutes signal P which forms the input to an integrator. The output signal 
P represents the quantity y,ux for the particular case shown in Fig. 6(b). 
4.2.2. Limits on performance  
The main limitations on dynamic performance are due to the finite rise time of 
the switching waveforms N and 0 and the hole storage effect s of the silicon diodes. 
However, a limit is imposed on the function being switched by the modulator in that 
its amplitude cannot change by more than 	 in the sample period T where q is the 
quantization level. Under these conditions it may be shown that, provided the time 
taken to switch the function of the positive max value to the max negative value, is 
less than T, the effect of finite rise time is negligible. 
Hole storage effects become more significant as T is reduced. 
The linearity of the modulator is dependent on the non-lineat characteristics of 
the diodes under the operating conditions and the matching of the two diode bridges. 
These considerations restrict the accuracy to a value of about 0.1 per cent, of the 
maximum value of the computing variable y. 
4.2.3. Experimental Results - Prototype  Unit 
The circuit diagram of the prototype unit is given in Fig. 6(b). The main 
limitation is the limit on voltage amplitude of the transistors feeding the diode 
bridges. With a voltage range of 30 milli-volt to 3 volts, up to a switching rate of 
1 megacycle/sec. , the linearity of the unit was found to be about 1%. 
Silicon diodes type 1 S 914 were used in the diode bridges. 
Improvements in the circuit now under development are as follows: 
(i) A significant increase in voltage range. 
(ii) A method of obtaining good matching in the diode bridges. 
It is hoped that an overall accuracy of better than 0.1% for a voltage range of 
30 millivolts to 30 volt will eventually be achieved. 
4.3. The Integrator (I) 
A chopper stabilized transistor integrator is at present under development. 
An electronic valve integrator has therefore been used in experiments using 
the quantizer and modulator. 
It is interesting however, to consider the required dynamic response of the unit. 
Consider the product y.ux which forms a possible input signal to the integrator. 
For this to be the highest significant harmonic 
2E  
4 	 for 0.1% accuracy irk(k + 1)T.to 
	
1000 
k(k + 1) a 
For w = 500 rad/sec 
k(k + 1) 
2 x 10 3 
T.w 
1.27 
Ti  
(4.34) 
(4.35) 
(4.36) 
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Let 	 y = E Sin wt 	 (4.27) 
and 	 ux be represented by a symmetrical waveform J 
of periodic time 21r 
The real. Fourier series expression of J(t) is again given by 
n= co 
s J(t) = —4 	 in(rwt) 
n=1 
(4. 28) 
The product of y. ux will consist of a number of terms having frequencies 
which are the sums and differences of the multiples 2ir 
If this product is integrated in the integrator with time constant Ti, the 
required bandwidth of the integrator is determined by the highest frequency 
component having a resultant amplitude, after integration, less than the chosen 
quantization level. 
Consider the product Jk. y where Jk is the kth harmonic of J(t). 
Let 	 z k.y 	 (4.29) 
z = 	 (sin wt. sin kwt) 
v-k 
	
( 4 . 3 0 ) 
[
i.e. 	 z = 2E 	 Cos(k - 1)wt Cos(k + 1)wti 	 (4.31) 
To find the minimum bandwidth the summation terms need only be considered. 
Consider now the integral 
1 
Ti  I z 
dt 	 2E = T
12 f 	 Cos (k + 1) wt dt 
. ak (4.32) 
2E  
Tizrk(k + 1 )w Sin (k+1)wt. (4.33) 
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Let 
then 
with 
Ti = 	 la 
k(k + 1) 	 > 
T =10
-6 
k(k + 1) a 
127 
where a - a and 1 >1 
10 	 i  
x 10 -5  
(4. 37) 
(4. 38) 
(4. 39) 
1q 
q 	 = 
1.27 
1 
and hence k is dependent on the choice of 1. 
5. High Speed Incremental Analogue Digital Converter (Modified [quantizer) 
5.1. The basic arrangement  
If the analogue integrator of the quantizer (see Fig. 4) is replaced by a 
reversible counter, as shown in Fig. 8, this modified quantizer becomes 
effectively an analogue to digital converter. 
The waveform designations in Fig. 8 have the same significance as in Fig. 5. 
Signal F, which is the pulse train representing positive increments of the input 
function, and signal G„ representing negative increments, are used as the inputs 
to the counter as shown in Fig. 8(b). Signal F is used as an "add" input and signal 
G as a "subtract" input. The purpose of the mono-stable multivibrator on each 
input line is to provide a buffer stage to avoid loading effects on the quantizer and 
also to reduce the width of the pulses in F and G. The voltages at each binary 
stage of the counter are applied to appropriately scaled resistors which are 
connected to a common summing point which is effectively the input of the d. c. 
amplifier. 	 The contributions from all the currents from the binary stages 
constitute the analogue feedback signal which is of opposite sign to the input signal 
x(t) and, in the ideal case, is equal in magnitude to x(t). 
With x(t) = 0, the counter is arranged to be half full, i.e. a voltage - V 
representing a "one" on the thirteenth digit of a fourteen digit counter, is present. 
V represents the maximum amplitude range of the input signal x(t). To give a zero 
output voltage, for the d. c. amplifier with the input x(t) at zero level, a bias voltage 
+V is applied through a resistor equal to that of R13 to the input of the amplifier. 
The arrangement shown in Fig. 8(a) has operated satisfactorily with a periodic 
time between pulses of one micro-second. The binary representation of x(t) is fed 
from the counter to any form of storage device for future manipulation. Fourteen 
binary stages are used at present but further stages could of course be added if 
required. 
5.2. The Counter 
The block diagram of three stages of the fourteen stage counter is shown in 
Fig. 8(b). The operation may be described briefly as follows: - 
Assume that all binary stages are 0 in the output of the binary stage as 
indicated in Fig. 8(b) with the exception of the thirteenth stage which has a "one", 
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i.e. the counter is half full. With a zero in the output half of a binary stage the 
output voltage is zero and with a "one" the output voltage is -5 volts. The gates 
are effectively "and" gates and will only transmit a pulse when both input 
voltages are negative. 
With the arrival of a pulse signal, say F, the first binary stage is changed 
from "zero" to "one" and opens gate Ai but closes gate B2 . Due to the delay in 
switching the binary stage the pulse is, however, not transmitted through gate Ai. 
With the arrival of a further pulse in signal F, this pulse is transmitted through 
gate A t and changes the 2nd binary stage from a "zero" to "one" which opens gate 
A, and closes gate B2 . The same pulse also changes the first binary stage from 
"one" to zero, closing gate A1 and opening gate B1 . The sequence of operations 
for adding is repeated in this way. 
If now the pulse occurs in signal G this effectively subtracts "one" from the 
first binary stage, i.e. adds the complement of -1. 
In an experimental version of the unit, five transistors are used in each binary 
stage with each gate comprising one transistor. 
The unit has operated satisfactorily with a periodic time of one micro-second 
and, as already stated, when used as the integrator of the quantizer, results in a 
very high speed analogue-digital converter. 
6. Simulation of Dead Time (Transportation lag)  
6.1. Principle of Operation  
A block diagram of the basic arrangement is shown in Fig. 9(a) and the 
associated waveforms in Fig. 9(b). 
The function x(t nt) x(t - T
o
) is derived from x(t), where T
o 
 is the 
desired dead time, by passing x(t) through a quantizer unit to give an output 
k u
x 
with the negative pulses interpreted as an "0" signal and the positive pulses 
a as  "1" signal. This latter signal is applied to a ferrite core shift register, to 
which is also applied two shift waveforms which are derived from a pulse generator 
having the same periodic time as the sampling frequency of the quantizer. The 
shift register comprises a number of ferrite cores, connected in series, which 
may be switched to one of two possible states, i.e. 0 or 1, by the application of a 
0 or 1 pulse. 
The arrangement Is conventional in that after each cycle of the shift waveforms, 
the state of each core is transferred to each adjacent core. Thus for n cores 
connected in series, the original pulse appears at the output of the nth core after 
a period of nT seconds where T is the periodic time of the sampler. In this way 
the original pulse train k ux 	 f(t) is regenerated at the output of the register but 
with a time delay of nT seconds, i.e. the output is f(t nT). 
This signal is fed to an analogue integrator to give an output which closely 
approximates to x(t - nT) x(t - To) as shown in Fig. 9(b). The dead time To  
is therefore determined by the number of cores and the sampling period T. 
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In a proposed experimental version, n = 1000 and T is variable from 10- 2  
seconds to 10 seconds, giving a range T = 10 seconds to 10 seconds. The 
lower value obviously may be reduced fur'iher by taking the output at the mth 
core where m s 1000. 
Note: - The total number of cores necessary with the single diode transfer loop 
used shown in Fig.' 10 is 2n, i.e. 2000. 
6.2. The Shift Register 
The basic arrangement used in the experimental unit is shown in Fig. 10(a) 
using ferrox'-cube magnetic cores type FX 1508 (2 mm outside diameter) with an 
idealised hysteresis loop characteristic as shown in Fig. 10(b) with the +BR state 
interpreted as a "1" and -BR state interpreted as a "0". 
Referring to Fig. 10 assume initially that all cores are in state zero. N ow 
apply an input pulse train of the form shown in Fig. 9(b). The first positive pulse 
will switch core 1 to state one. On application of shift current pulse D (also called 
clock pulse or advance pulse), core 1 will be switched to state zero and the resulting 
large flux change will induce a large positive voltage across output winding a 
of core 1. This voltage will drive current through the diode to magnetic core 2 to 
state "one", i.e. application of D has transferred whatever digit was stored in 
core 1 to core 2 and reset core 1 to state zero. By use of the diode in the transfer 
loop, the transfer is isolated to these two cores only. Therefore at the same time 
digits can be transferred from core 3 to 4, core 5 to 6 and so on, by the same 
shift current D. Now shift current pulse E is applied. This signal transfers all 
the digits to the next odd cores from the even cores. Thus the information in the 
form of a train of pulses can be stepped along a series of cores by a pair of shift 
pulses. 
Transfer occurs only when shift pulses are applied. During the absence of 
the shift pulses the digits are stored in the magnetic medium of the cores by the 
residual magnetism. 
The associated drive circuits are transistorised based on the use of high 
frequency power transistors type 0C23 with maximum collector current of 1 
ampere. 
With regard to the number of terms associated with each core figures chosen 
for the experimental version were as follows : 
Input winding ri g = 5 turns 
Shift winding n, = 25 " 
Output winding n, = 25 " 
Factors affecting the choice of turns include the size of the core, back e.in.f. 
across the shift winding, storage capacitances and inductances. The number of 
turns in the input winding depends on the transfer current required in the transfer 
loop. The choice of output winding turns is chosen to be about five times that of 
the input winding to minimize the backward flow of information. 
With the single diode transfer loop, two cores are required to give a delay of 
T seconds where T is the periodic time of the input pulse train. For To =1000T, 
T, 
1 
2T, 	 I x(t) 	 x(t 	 To)dt 
-Ti 
91xx(To) = Lim T, 
(7. 1) 
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2000 cores are necessary, half the number being driven by the shift waveform 
D and the other half being driven by the shift waveform E. 	 In addition 2000 
diodes are required. 
It was found that at least 20 cores with shift windings connected in series 
could be operated from the shift pulse generator. 	 In the final version of the 
device a series parallel arrangement of connection of windings is envisaged fed 
from a number of shift waveform generators. 	 A possible alternative transfer 
loop based on capacitor delay is being considered (Ref. 7), which may result 
in a reduction of the number of associated components. 
It was found that the shift register operated satisfactorily at a pulse 
repetition rate of 105 cycles/sec. 
7. CORRELATION FUNCTIONS 
7.1. Introductory Remarks  
These functions are of fundamental importance in the statistical analysis 
and synthesis of dynamical systems. 
The auto-correlation function 95 (To) of a signal x(t) may be defined as 
XX 
T, 
Lim 
T 4 uo 
   
2T, x(t) 	 x(t - T
o
) dt (7.2) 
- 1. 
That is it makes no difference whether the function x(t) is shifted ahead by To  
seconds and multiplied by x(t) or shifted back before multiplication and time 
averaging. 
As is well known 15
xx(To)  is qualitatively a measure of the regularity of 
the function x(t). 
It will be noted from the above definition that determination of 95xx(To) 
requires three distinct operations. 
(a) shifting the time axis to generate x(t - To) 
(b) multiplying x(t) by x(t - To) 
(c) taking a time average over a period 2T, which is much longer than the 
delay period To. 
The crosscorrelation function 95 (T 
o
) between two signals x(t) and y(t) may 
xy  be defined as:- 
- 15 - 
(T 1 x(t). y(t T
o 	
(7.3) 
xy a) 	 Lim 2T 
T " e° 	 JJJ -T 
0 	 (To) is not an even function because in the general case shifting y(t) ahead 
by To seconds does not give the same result as that obtained by retarding 
y(t) by To seconds. 
However, since a shift in y(t) must yield the same result as a shift of 
x(t) by the same amount in the opposite direction then 
i6xy(To) = itSyx(-To) 	 (7.4) 
./ T1  i.e. 	 0 (-T ) = Lim 
1 
yx 	 0 	 2T1 	 y(t). x(t - T0)dt . 	 (7. 5) T -.. 	 -T 1  
yx ( -T o) may be regarded in a certain sense as a measure of the interdependence 
of x(t) and y(t) since if both time functions are random signals with no d. c. 
components and are derived from independent sources, the cross-correlation 
function is zero. 
Again it will be noted that the same three distinct operations are required as 
for the autocorrelation function, in the generation of the cross correlation function. 
Several practical types of correlator are in use today based on these three 
operations. 
An arrangement using hybrid techniques will now be described. The cross-
correlation function is taken as an example, as the application to the generation 
of the auto-correlation is obvious. 
7.2. Generation of Cross-correlation Function 0 yx  (-T o) 
The instrumentation is based on a time average over positive time i. e. 
yx( -To) = Ti 	 y(t). x(t - To) dt 
	 (7.6) 
0 
where T
a 
 is much larger than T
o
. The sample T must be sufficiently long to 
indicate the lowest frequency components of significance in the signals. A rough 
guide to a first estimate is that T, should be about ten times the largest period of 
the signal components. If this choice is appropriate then the time averages for 
a number of different sets of samples .for the same T
o 
should be the same. 
The-time T1  required is obviously of practical significance in generating the 
function. 
Having chosen Ts a plot of 0 yx  (-T o) as a function of To is required so 
arrangements must be provided to change the value T. 
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The block diagram of a system having these facilities is given in Fig. 11. 
The signal x(t) is delayed in the dead time simulation by a time To = nT 
seconds where T is the periodic time of the sampling frequency and n is the 
number of pairs of cores in the shift register. 
Note: T
o 
may be altered by changing either T or n. The signal x(t - To) 
is multiplied by y(t) in a form of multiplier described earlier. This product 
is then integrated in an analogue integrator for a period Ti . Arrangements must 
be made to scale the result according to the function 
1 
I
y(t). x(t - T
o
)dt 
0 
Although an experimental version of the dead time simulator has operated 
successfully, tests have not yet been made on the operation of such a correlator. 
It should be noted that for many applications such as "on-line" correlation, 
i.e. correlators which are incorporated as elements of a control system, the 
quantization may be quite coarse, or in other words, the number of discrete 
levels may be a small number. For such applications ten or less discrete 
amplitude levels may be satisfactory and a considerably simplified unit would 
result. 
Several workers are studying this aspect and consideration is given to this 
topic in Ref. 8. 
8. Generation of Arbitrary Functions  
A generalized method for function generation is indicated in Fig. 2(c), 
based on the assumption that signals representing partial derivatives of the 
function are available. Where the function is analytic these derivatives may be 
generated without undue difficulty. 
However, if the function is arbitrary, either an analytic function which 
approximates the function must be used or alternatively a method is required 
for setting up the partial derivatives. This latter method is considered first for 
the specific example of the generation of an arbitrary function of two variables. 
Consider the function z, where 
z = f(x, 
	
(8.1) 
dz 	 az 	 dx 4. Di 	 dy 
dt ex dt ay dt (8.2) 
As in previous examples approximations to dx— and dt 	 dt 
feeding x and y respectively through quantizers so that 
a f (ex . U
x ey - 
az 
. U
y 
 dt 
where 	
a = a as before . 
may be obtained by 
0 
p.E 04,.>\ 
(8.3)1161 	
r
; 
') 1>1 	 c,
‘.› 
(8.4) 	 ° 
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The problem is then basically the generation of — x for all values of y and the 
generation of a 8 for all values of x, 
The block diagram of a possible arrangement is shown in Fig. 12. 
The signal x is passed through a quantizer Q whose output (waveforms 
F and G) is connected to a reversible counter. 
Note: Waveform designations in this text have the same meaning as those in 
Fig. 5. 
The reversible counter acts as a digital adder and produces a binary output 
which represents the value of x at any time. A six stage binary counter is 
taken as a specific example giving 64 possible values of x, representing the 
amplitude range -x 	 to +x 	 . This, with the counter half full, represents 
max 
the condition that x is zero. With this choice of counter the quantization level 
1 for the signal x is therefore x
max' 
 i.e. the quantization is rather coarse 
Ti •  
for the sake of economy. 
The 64 possible values of x are derived from the six binary outputs by 
combining the latter in an appropriate manner and feeding the combination through 
gates. 
The procedure of the y channel is identical to that for x. 
The 64 output lines for x and also those for y are connected to two 64 x 64 
magnetic core stores as indicated in Fig. 12. The binary state of each core in 
the first store is read in, by manual switching or by punched tape, before the 
start of the computation and represents 8z in a sampled quantization form where 
8x 32 
1 	 1 
• 
the quantum increments in x and z are — . xm 
	
32 and 
ax 
z
m 
respectively. 
ax 
ax 
The binary state " one" represents a positive increment — and the binary state D
az 
In a similar manner the second store represents ay — for all possible discrete 
values of x and y. For particular discrete values of x and y, only one core in 
each store will change its state to give an output pulse on the common output line 
corresponding to its binary state. The method for achieving this condition is 
based on conventional lines with the x and y lines for particular values of x 
and y forming a magnetic circuit for a particular core. The common output line 
is threaded through each core. Arrangements must also be made to return the 
particular switched core to its original binary state, i.e. the original information 
must not be destroyed. 
The outputs from stores 1 and 2 then represent in a sampled quantized form 
az 
8x and 8z respectively. respectively. The pulse trains representing these quantities are ay 
passed through pulse shaping networks to overcome the distortion produced in the 
store. These shaped pulses are then converted into rectangular waves of constant 
amplitude whose sign is positive when a pulse is present and negative when there 
is no pulse. A two state trigger circuit could be used for this purpose. 
"zero" represents a negative increment a2 . 
ax 
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These rectangular waveforms are then fed to the respective modulators 
where they are switched by the waveforms H and I from the respective quantizers 
in the manner already described in Section 4.2. 
The outputs from the two modulators are added and fed to the input of the 
analogue integrator I with a time constant — to give an output voltage 
a 
representing K z(x, y) (see equation 8.3). 
Note: K is an amplitude scale factor. 
A digital representation of z could, of course, be obtained by replacing the 
analogue integrator by a reversible counter. 
Other arrangements for the generation of functions are obviously possible 
and the above method is included as an illustration of one possible arrangement. 
It will be noted that even for the rather coarse quantization level of 132  
maximum amplitude range two stores are required each having a total number 
of 4016 cores. 
For the generation of a function of three variables based on a similar 
arrangement, three stores are required each having a total number of 262,144 
cores (643). Thus this method would not appear to be economic for this application. 
It would appear therefore, on economic considerations, that for the generation 
of functions of three or more variables, the best approach would be to generate 
analytic approximations to the required partial derivatives. 
This problem is being actively considered at the moment and further work 
may indicate a better approach to the problem. 
9. Conclusions 
The basic computing units comprising a quantizer, a modulator and an 
integrator provide a flexible means for function generation. The main advantage 
is that Integration may be performed with respect to a variable other than time. 
Experimental results with transistorized prototype units are promising and 
satisfactory operation has been obtained with a sampling rate of one megacycle 
per second. 
The simulation of dead time is obtained in a relatively easy manner and 
experimental results are again very promising up to a sampling rate of 100 kilo-
cycles per second. This rate is probably faster than that required for most 
applications. 
It would appear that the generation of functions of two or more variables 
is possible but no experimental evidence is as yet available, to confirm this view. 
- 19 - 
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